High-frequency performance of graphene field-effect transistors (GFETs) with boron-nitride gate dielectrics is investigated. Devices show saturating IV characteristics and f max values as high as 34 GHz at 600-nm channel length. Bias dependence of f T and f max and the effect of the ambipolar channel on transconductance and output resistance are also examined.
Introduction
Interest remains high in the potential use of graphene as a field-effect transistor (FET) channel replacement material [1, 2] . The focus is primarily on analog and RF applications of graphene FETs (GFETs) because of the limited on-current-tooff-current ratios achievable with this zero-bandgap material. Within the last few years, the RF performance of GFETs, as determined by the device current-gain cut-off frequency (f T ), has gone from 15 GHz [3] for 500-nm-length devices in the first measurements to 155 GHz at 40-nm channel lengths in the most recent reports [4] . RF measurements have generally been reported for top-gated 20 dB/dec 2.1.1 IEDM11-15 978-1-4577-0505-2/11/$26.00 ©2011 IEEE device structures whose current-voltage characteristics do not show strong current saturation due to relatively poor gateoxide interfaces or weak gate coupling. As a result, device output conductance is high, power gain is limited, and the maximum oscillation frequency (f max ) is typically only onetenth of f T . In this work, by exploiting high-quality boronnitride dielectrics, we instead find f max /f T ratios as high as 0.86 and f max values as high as 34 GHz for a 600-nm-length device, the highest value reported so far for GFETs. We further investigate the bias dependence of both f T and f max and compare our results with small-signal models of our device structures.
Device Fabrication
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Device S-parameters are measure "open-short" de-embedding method current-gain (h 21 ) and unilateral pow the bias point of peak g m , yielding f 34 GHz, respectively. (Without de-24 GHz and 17 GHz, respectively.) a function of bias; the peak high-fr matches the peak transconductance o
The small-signal model of Fig. 6a The g m here is the intrinsic value, exclusive of contact resistance, in good agreement with our previous results of approximately 0.5 mS/μm [6] .
The model derived from this representative 0.6-μm device can be used to further understand device optimization and scaling. Fig. 7a shows how the f max performance could be improved to 58 GHz for this same channel length if the V o of the device could be adjusted (through a secondary gate or channel doping) to align peak g m and r o . The model is also used to estimate the performance at shorter channel lengths by scaling gate capacitance while keeping other small-signal parameters constant as shown in Fig. 7b . f max values close to 250 GHz are possible at 100 nm channel length. Higher frequency performance will require significant improvements in device parasitics, most notably the contact resistance.
